I work on formal verification methods for in-memory computing (IMC) systems, so that they meet their error tolerance and functional correctness requirements. My research also focuses on developing scalable frameworks for verifying the controllers within these IMC designs. I also explore IMC design strategies that would guarantee easier verification.